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CMOS微細化に伴い無線や有線通信の規格は大幅に進歩した。このような製品の System on Chip 
(SoC)を実現するにはアナログ回路が必須である。例えば無線通信において Analog-to-Digital 
Converter(ADC)は受信信号をデジタルに変換するために必要となる。先端 SoCはできるだけデジタ













ジスタのアナログ的性能を切り離す設計を可能にした。DAを用いた Pipelined-SAR ADCを 28nm-
CMOSプロセスで設計、試作し、キャリブレーションを用いずに61.1dBのSNDRおよび12.8fJ/conv.







第 4 章では、第 2 章、第 3 章で提案した AD 変換器のアーキテクチャをさらに高速化させるため
の手法として、比較器にしきい値可変機能を持たせ、単純な逐次比較よりも高速な多ビット比較を行
う ADCについて探求した。 
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Successive-Approximation Based  
CMOS Process-Scalable Hybrid ADCs 
Thesis Summary 
Along with CMOS scaling, wireless/wireline communication performances have greatly advanced. To 
realize a System on Chip (SoC) for such products, analog circuits are necessary; for an example, high-
performance Analog-to-Digital Converters (ADCs) are required to convert the received analog signal to digital. 
While such SoCs utilize the most leading CMOS technologies to cut down the costs of the digital circuits, the 
analog circuit performance inconveniently degrades as the CMOS scaling advance. To name an example, the 
OpAmp gain performance greatly degrade with scaling because of transistor intrinsic gain decrease and supply 
voltage reduction. On the contrary, as the communication standards further evolve, the performance demands 
toward analog circuits continue to increase. Thus, the design of ADCs in scaled CMOS process environments 
become one of the most challenging and critical field of circuit design. In this thesis, hybrid ADCs utilizing 
successive-approximation (SA) circuitry, which can benefit from process scaling, are explored. The final goal 
of this research is to establish an ADC design methodology suitable for scaled CMOS technologies.  
In chapter 1, the technology trends of the CMOS process scaling are discussed and scaling effects to the 
analog circuitry are studied. Moreover, it is shown that the SA circuitry is suitable for scaled CMOS and its 
limitations are explored as well. Finally, recent research trends of hybrid ADCs and its design challenges are 
discussed. 
Hybrid ADCs which heavily utilize the SA circuitry are proposed in chapter 2 and 3.  
In chapter 2, Digital Amplifier (DA) technique is proposed to realize power-efficient and accurate 
amplification in scaled CMOS, which utilize SA circuitry for amplification. DA cancels out all errors of the 
low-gain amplifier by feedback based on SA. Moreover, the amplification accuracy can be arbitrary set by 
configuring the number of bits of the DA. The amplifier gain is decoupled from the transistor intrinsic gain and 
brings a new design paradigm for amplifier design in scaled CMOS. 
Chapter 3 explores power-efficient and process scalable ultra-high-speed ADCs, required for high-capacity 
wireless communications. To achieve low-power and high-speed ADCs, it is proposed to dynamically 
configure the ADC architecture depending on the ADC clock frequency. The ADC architecture is reconfigured 
between successive-approximation and flash every clock cycle, relying on the conversion delay.  
In chapter 4, a comparator with a variable threshold to explore multi-bit/step comparisons is proposed, which 
can significantly speed up the successive-approximation circuitry implemented in chapter 2 and 3.  
Chapter 5 concludes the dissertation and provides future prospects. 
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